精品国产99久久久久久www_亚洲精彩视频在线观看的_性欧美婬妇ⅹxxx视频_里番肉工口全彩老师_a天堂最新在线观看_精品国产在天天在线观看_免费看那种视频_樱桃电视剧全集播放_成人性视频免费看的鲁片_中国伦理影院

GENERAL DESCRIPTION

The Chrontel CH7035B is specifically designed for

consumer electronics device and PC markets which

multiple high definition content display formats are

required. With its advanced video encoder, flexible

scaling engine and easy-to-configure audio interface, the

CH7035B satisfies manufactures’ products display

requirements and reduce their costs of development and

time-to-market.

The CH7035B’s 24-bit parallel bus accepts a wide range

of input data formats from the graphic controller. The

built-in video port supports 8/12/16/18/24-bit data

interface as well as 80/86 MPU interface. The video

format conversion module is capable of translating digital

RGB-565, RGB-666, RGB-888 or YCrCb (ITU-R 656,

ITU-R 601) signal to the DVI signal, combining with the

audio stream. The device’s video capture block supports

input display resolution for up to 1366x768 which can be

either interlaced or non-interlaced timing.

The CH7035B has incorporated a high speed SDRAM to

help manufactures design their product to achieve

simultaneous LCD and DVI display. A sophisticated

frame rate conversion technology in the device’s scaler

retrieves LCD data from the SDRAM frame buffer, and

increases the native display resolution up to 1080p DVI

display. Furthermore, the CH7035B provides additional

image manipulation features including image rotation,

which can be implemented through programming internal

registers.

The device supports both SPDIF and 2-channel I2S digital

audio input. Its high fidelity audio decoder engine has

the capability of sampling audio frequency for up to

192k/2ch. The SPIDF supports PCM encoded data and

compressed audio including Dolby Digital and DTS.

The CH7035B has an image enhancement function that

can fine tune brightness, contrast, hue and saturation

down to the pixel-level.

When the HPD signal is asserted, the CH7035B will

automatically generate an interrupt to the processor. A

build-in DDC port can read the EDID data from DVI

monitor through programming. registers by the processor.

FEATURES

? DVI encoder support up to 1080p

? SPDIF audio interface supports either 16-bit or 20-

bit stereo data for up to 192kHz/2ch

? Support 2 channel I2S digital audio input for up to

24-bit data stream (32kHz, 44.1kHz, 48kHz,

88.2kHz, 96kHz, 176.4kHzand 192kHz)

? DDC master for reading EDID

? Hot plug detection for DVI

? On-chip frame buffer supports frame rate conversion

provides the graphic controller the flexibility of

video timing output

? Advanced scaling engine to upsize/downsize input

resolution for DVI display up to 1080p

? Supports 8/12/16/18/24-bit parallel interface input

for either RGB format (RGB-565, RGB-666 or

RGB-888 and etc.) or YCrCb format (ITU-R 656 or

ITU-R 601). 80/86 MPU interface and DE only

mode are also supported.

? Wide range of input resolutions support for up to

1366x768 (i.e. 640x480, 720x480, 720x576,

800x600, 1024x600, 1024x768, 1280x800, and etc.)

? Image display rotation support at 90/180/270 degree

or flipped in horizontal/vertical position

? Pixel clock input frequency support for up to 165

MHz

? IO Supply Voltages from 1.2V to 3.3V and

SPC/SPD Supply Voltages from 1.8V to 3.3V.

? Programmable power management

? Device fully programmable through serial port or

can automatically load firmware from Chrontel Boot

ROM (CH9904)

? Offered in a 88-pin QFN package

APPLICATION

? Mobile Phones / Tablet Devices

? Smartbooks / Ultrabooks

? Digital Cameras

? DVD Players or Recorders

? Portable Media Players