精品国产99久久久久久www_亚洲精彩视频在线观看的_性欧美婬妇ⅹxxx视频_里番肉工口全彩老师_a天堂最新在线观看_精品国产在天天在线观看_免费看那种视频_樱桃电视剧全集播放_成人性视频免费看的鲁片_中国伦理影院

Functional Description

The CY7B9930V and CY7B9940V High-Speed Multifrequency PLL Clock Buffers offer user-selectable control over system clock functions. This multiple output clock driver provides the system integrator with functions necessary to optimize the timing of high performance computer or communication systems.

Features

■ 12–100 MHz (CY7B9930V), or 24–200 MHz (CY7B9940V) input/output operation

■ Matched pair output skew < 200 ps

■ Zero input-to-output delay

■ 10 LVTTL 50 duty-cycle outputs capable of driving 50ω terminated lines

■ Commercial temperature range with eight outputs at 200 MHz

■ Industrial temperature range with eight outputs at 200 MHz

■ 3.3V LVTTL/LV differential (LVPECL), fault-tolerant and hot insertable reference inputs

■ Multiply ratios of (1–6, 8, 10, 12)

■ Operation up to 12x input frequency

■ Individual output bank disable for aggressive power management and EMI reduction

■ Output high impedance option for testing purposes

■ Fully integrated PLL with lock indicator

■ Low cycle-to-cycle jitter (<100 ps peak-peak)

■ Single 3.3V ± 10 supply

■ 44-pin TQFP package