精品国产99久久久久久www_亚洲精彩视频在线观看的_性欧美婬妇ⅹxxx视频_里番肉工口全彩老师_a天堂最新在线观看_精品国产在天天在线观看_免费看那种视频_樱桃电视剧全集播放_成人性视频免费看的鲁片_中国伦理影院

Description

The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is ICS’ lowest phase noise multiplier, and also the lowest CMOS part in the industry. Using ICS’ patented analong and digital Phase-Locked Loop (PLL) techniques, the chip accepts a 10 - 27 MHz crystal or clock input, and produces output clocks up to 156 MHz at 3.3 V.

Features

? Packaged in 16-pin SOIC or TSSOP

? Available in Pb (lead) free package

? Uses fundamental 10 - 27 MHz crystal or clock

? Patented PLL with the lowest phase noise

? Output clocks up to 156 MHz at 3.3 V

? Low phase noise: -132 dBc/Hz at 10 kHz

? Low jitter - 18 ps one sigma typ.

? Full swing CMOS outputs with 25 mA drive capability at TTL levels

? Advanced, low power, sub-micron CMOS process

? Industrial temperature range available

? Operating voltage of 3.3V or 5V