精品国产99久久久久久www_亚洲精彩视频在线观看的_性欧美婬妇ⅹxxx视频_里番肉工口全彩老师_a天堂最新在线观看_精品国产在天天在线观看_免费看那种视频_樱桃电视剧全集播放_成人性视频免费看的鲁片_中国伦理影院

Description

The ICS620-01 is a low cost, low jitter, high performance clock synthesizer for digital still cameras. Using analog Phase-Locked Loop (PLL) techniques, the device uses a 14.318 MHz crystal input to produce multiple output clocks required in the camera. It provides selectable NTSC/PAL clock, a selectable processor clock, a selectable CCD clock, and a selectable interface clocks. Most clocks are generated to a very low ppm synthesis error rate.

Features

? Packaged in 28 pin, 150 mil wide SSOP (QSOP)

? Provides all clocks necessary for many digital still camera systems

? All clocks are frequency locked together

? Interface clock for USB, P1394, or UART

? Saves space over multiple crystals and oscillators

? Clocks power down when all select pins are low

? Full CMOS outputs also compatible with TTL levels

? +3.3 V or +5 V operation

? Low power, sub-micron CMOS process

? Custom versions available