精品国产99久久久久久www_亚洲精彩视频在线观看的_性欧美婬妇ⅹxxx视频_里番肉工口全彩老师_a天堂最新在线观看_精品国产在天天在线观看_免费看那种视频_樱桃电视剧全集播放_成人性视频免费看的鲁片_中国伦理影院

GENERALDESCRIPTION

The ICS8705 is a highly versatile 1:8 Differen tial-to-LVCMOS/LVTTL Clock Generator and a member of the HiPerClockS? family of High Per formance Clock Solutions from ICS. The ICS8705 has two selectable clock inputs. The CLK1, nCLK1 pair can accept most standard differential input levels. The single ended CLK0 input accepts LVCMOS or LVTTL input levels.The ICS8705 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider and has an input and output frequency range of 15.625MHz to 250MHz.

FEATURES

? 8 LVCMOS/LVTTL outputs, 7?typical output impedance

? Selectable CLK1, nCLK1 or LVCMOS/LVTTL clock inputs

? CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL

? CLK0 input accepts LVCMOS or LVTTL input levels

? Output frequency range: 15.625MHz to 250MHz

? Input frequency range: 15.625MHz to 250MHz

? VCO range: 250MHz to 500MHz

? External feedback for “zero delay” clock regeneration with configurable frequencies

? Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8

? Fully integrated PLL

? Cycle-to-cycle jitter: 45ps (maximum)

? Output skew: CLK0, 65ps (maximum)

CLK1, nCLK1, 55ps (maximum)

? Static Phase Offset: 25 ±125ps (maximum), CLK0

? Full 3.3V or 2.5V operating supply

? Lead-Free package available

? Industrial temperature information available upon request