位置:ISPLSI1032-60LT/833 > ISPLSI1032-60LT/833詳情
ISPLSI1032-60LT/833中文資料
ISPLSI1032-60LT/833數(shù)據(jù)手冊(cè)規(guī)格書(shū)PDF詳情
Description
The ispLSI and pLSI 1032 are High-Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1032 features 5-Volt insystem programming and in-system diagnostic capabilities. It is the first device which offers non-volatile on-the-fly reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1032 device, but multiplexes four of the dedicated input pins to control in-system programming.
Features
? HIGH-DENSITY PROGRAMMABLE LOGIC
— High Speed Global Interconnect
— 6000 PLD Gates
— 64 I/O Pins, Eight Dedicated Inputs
— 192 Registers
— Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
— Small Logic Block Size for Fast Random Logic
— Security Cell Prevents Unauthorized Copying
? HIGH PERFORMANCE E2CMOS? TECHNOLOGY
— fmax = 90 MHz Maximum Operating Frequency
— fmax = 60 MHz for Industrial and Military/883 Devices
— tpd = 12 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile E2CMOS Technology
— 100 Tested
? ispLSI OFFERS THE FOLLOWING ADDED FEATURES
— In-System Programmable? (ISP?) 5-Volt Only
— Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
? COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue Logic and Structured Designs
— Four Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global Interconnectivity
? ispLSI AND pLSI DEVELOPMENT TOOLS
pDS? Software
— Easy to Use PC Windows? Interface
— Boolean Logic Compiler
— Manual Partitioning
— Automatic Place and Route
— Static Timing Table
ispDS+? Software
— Industry Standard, Third Party Design Environments
— Schematic Capture, State Machine, HDL
— Automatic Partitioning and Place and Route
— Comprehensive Logic and Timing Simulation
— PC and Workstation Platforms
ISPLSI1032-60LT/833產(chǎn)品屬性
- 類型
描述
- 型號(hào)
ISPLSI1032-60LT/833
- 制造商
LATTICE
- 制造商全稱
Lattice Semiconductor
- 功能描述
In-System Programmable High Density PLD
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
LATTICE |
23+ |
NA |
25060 |
只做進(jìn)口原裝,終端工廠免費(fèi)送樣 |
|||
LATTICE |
15+ |
NA |
1863 |
全新進(jìn)口原裝 |
|||
LATTICE |
05+ |
原廠原裝 |
4282 |
只做全新原裝真實(shí)現(xiàn)貨供應(yīng) |
|||
LATTICE |
23+ |
TQFP100 |
7000 |
絕對(duì)全新原裝!100%保質(zhì)量特價(jià)!請(qǐng)放心訂購(gòu)! |
|||
LATTICE |
23+ |
TQFP100 |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
|||
LATTICE |
20+ |
QFP-100 |
1001 |
就找我吧!--邀您體驗(yàn)愉快問(wèn)購(gòu)元件! |
|||
Lattice |
2318+ |
QFP-100 |
4980 |
Lattice全系列進(jìn)口原裝特價(jià) |
|||
LATTICE |
24+ |
PLCC-84 |
90000 |
一級(jí)代理商進(jìn)口原裝現(xiàn)貨、價(jià)格合理 |
|||
Lattice |
2 |
公司優(yōu)勢(shì)庫(kù)存 熱賣中!! |
|||||
LATTICE |
24+ |
TQFP |
6203 |
ISPLSI1032-60LT/833 資料下載更多...
ISPLSI1032-60LT/833 芯片相關(guān)型號(hào)
Datasheet數(shù)據(jù)表PDF頁(yè)碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102