位置:ISPLSI2032-180LT48I > ISPLSI2032-180LT48I詳情
ISPLSI2032-180LT48I中文資料
ISPLSI2032-180LT48I數(shù)據(jù)手冊規(guī)格書PDF詳情
Description
The ispLSI 2032 and 2032A are High Density Programmable Logic Devices. The devices contain 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032 and 2032A feature 5V in system programmability and in-system diagnostic capabilities. The ispLSI 2032 and 2032A offer nonvolatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.
Features
? ENHANCEMENTS
— ispLSI 2032A is Fully Form and Function Compat to the ispLSI 2032, with Identical Timing Specifcations and Packaging
— ispLSI 2032A is Built on an Advanced 0.35 Micron E2CMOS? Technology
? HIGH DENSITY PROGRAMMABLE LOGIC
— 1000 PLD Gates
— 32 I/O Pins, Two Dedicated Inputs
— 32 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
? HIGH PERFORMANCE E2CMOS? TECHNOLOGY
— fmax = 180 MHz Maximum Operating Frequency
— tpd = 5.0 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100 Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
? IN-SYSTEM PROGRAMMABLE
— In-System Programmable (ISP?) 5V Only
— Increased Manufacturing Yields, Reduced Time-to Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyp
? OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBIL OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine G Logic and Structured Designs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to Minimize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global Interconnectivity
ISPLSI2032-180LT48I產(chǎn)品屬性
- 類型
描述
- 型號
ISPLSI2032-180LT48I
- 制造商
LATTICE
- 制造商全稱
Lattice Semiconductor
- 功能描述
In-System Programmable High Density PLD
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
LATTICE |
23+ |
NA |
25060 |
只做進口原裝,終端工廠免費送樣 |
|||
LATTICE |
24+ |
NA |
2250 |
只做原裝正品現(xiàn)貨 歡迎來電查詢15919825718 |
|||
LATTICE |
24+ |
PLCC44 |
2650 |
原裝優(yōu)勢!絕對公司現(xiàn)貨 |
|||
LATTICE |
24+/25+ |
260 |
原裝正品現(xiàn)貨庫存價優(yōu) |
||||
LATTICE |
PLCC44 |
07+ |
40 |
全新原裝進口自己庫存優(yōu)勢 |
|||
LATTICE |
16+ |
NA |
8800 |
原裝現(xiàn)貨,貨真價優(yōu) |
|||
LATTICE |
17+ |
PLCC44 |
9988 |
只做原裝進口,自己庫存 |
|||
LATTICE |
23+ |
PLCC44 |
20000 |
全新原裝假一賠十 |
|||
LATTICE |
25+ |
PLCC |
10000 |
全新原裝現(xiàn)貨庫存 |
|||
LATTICE |
2023+ |
3000 |
進口原裝現(xiàn)貨 |
ISPLSI2032-180LT48I 資料下載更多...
ISPLSI2032-180LT48I 芯片相關型號
- APL1086-285GC-TR
- APL1086-285UC-TR
- APL1086-33UC-TR
- APL1117-28GC-TR
- APL1117-33GC-TR
- ASMC-PAB9-TV8E5
- ASMC-PAB9-TW8E5
- CDZ10B
- CDZ11B
- CDZ15B
- CDZ3.9B
- CDZ4.3B
- CDZ5.6B
- CDZ6.2B
- CDZ9.1B
- HLMP-EG57-MKKDD
- JANTX1N4614CUR
- MTB50SBM
- PN4360
- RH4567A-1-2
- TSF21
- TSM-105-02-L-SV-TR
- V375A12E300BS2
- V375C5E300BS2
- Z8F4802AR020SC
Datasheet數(shù)據(jù)表PDF頁碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102