精品国产99久久久久久www_亚洲精彩视频在线观看的_性欧美婬妇ⅹxxx视频_里番肉工口全彩老师_a天堂最新在线观看_精品国产在天天在线观看_免费看那种视频_樱桃电视剧全集播放_成人性视频免费看的鲁片_中国伦理影院

General Description

The MAX3670 is a low-jitter 155MHz/622MHz reference clock generator IC designed for system clock distribution

and frequency synchronization in OC-48 and OC-192 SONET/SDH and WDM transmission systems. The MAX3670 integrates a phase/frequency detector, an operational amplifier (op amp), prescaler dividers and input/output buffers. Using an external VCO, the MAX3670 can be configured easily as a phase-lock loop with bandwidth programmable from 15Hz to 20kHz.

Features

?Single +3.3V or +5.0V Supply

?Power Dissipation: 150mW at +3.3V Supply

?External VCO Center Frequencies (fVCO): 155MHz to 670MHz

?Reference Clock Frequencies: fVCO, fVCO/2, fVCO/8

?Main Clock Output Frequency: fVCO

?Optional Output Clock Frequencies: fVCO, fVCO/2, fVCO/4, fVCO/8

?Low Intrinsic Jitter: < 0.4psRMS

?Loss-of-Lock Indicator

?PECL Clock Output Interface

Applications

OC-12 to OC-192 SONET/WDM Transport Systems

Clock Jitter Clean-Up and Frequency Synchronization

Frequency Conversion

System Clock Distribution