位置:PM73123-PI > PM73123-PI詳情
PM73123-PI中文資料
PM73123-PI數(shù)據(jù)手冊規(guī)格書PDF詳情
DESCRIPTION
The AAL1gator-8 AAL1 Segmentation And Reassembly (SAR) Processor is a monolithic single chip device that provides DS1, E1, E3, or DS3 line interface access to an ATM Adaptation Layer One (AAL1) Constant Bit Rate (CBR) ATM network. It arbitrates access to an external SRAM for storage of the configuration, the user data, and the statistics. The device provides a microprocessor interface for configuration, management, and statistics gathering. PMC-Sierra also provides a software device driver for the AAL1gator-8 device.
FEATURES
The AAL1gator-8 AAL1 Segmentation And Reassembly (SAR) Processor is a monolithic single chip device that provides DS1, E1, E3, or DS3 line interface access to an ATM Adaptation Layer One (AAL1) Constant Bit Rate (CBR) ATM network. It arbitrates access to an external SRAM for storage of the configuration, the user data, and the statistics. The device provides a microprocessor interface for configuration, management, and statistics gathering. PMC-Sierra also provides a software device driver for the AAL1gator-8 device.
? Compliant with the ATM Forum’s Circuit Emulation Services (CES) specification (AF-VTOA-0078), and the ITU-T I.363.1
? Supports Dynamic Bandwidth Circuit Emulation Services (DBCES). Compliant with the ATM Forum’s DBCES specification (AF-VTOA- 0085). Supports idle channel detection via processor intervention, CAS signaling, or data pattern detection. Provides idle channel indication on a per channel basis.
? Supports non-DBCES idle channel detection by activating a queue when any of its constituent time slots are active, and deactivating a queue when all of its constituent time slots are inactive.
? Provides AAL1 segmentation and reassembly of 8 individual E1 or T1 lines, 2 H-MVIP lines at 8 MHz, or 1 E3 or DS3 or STS-1 unstructured line.
? Provides a standard UTOPIA level 2 Interface which optionally supports parity and runs up to 52 MHz. Only Cell Level Handshaking is supported. The following modes are supported:
? 8/16-bit Level 2, Multi-Phy Mode (MPHY)
? 8/16-bit Level 1, SPHY
? 8-bit Level 1, ATM Master
? Provides an optional 8/16-bit Any-PHY slave interface.
? Supports up to 256 Virtual Channels (VC).
? Supports n x 64 (consecutive channels) and m x 64 (non-consecutive channels) structured data format.
? Provides transparent transmission of Common Channel Signaling (CCS) and Channel Associated Signaling (CAS). Provides for termination of CAS signaling.
? Allows the CAS nibble to be coincident with either the first or second nibble of the data.
? Provides per-VC data and signaling conditioning in the transmit cell direction and per DS0 data and signaling conditioning in the transmit line direction. Data and signaling conditioning can be individually enabled. Includes DS3 AIS conditioning support in both directions. Transmit line conditioning options include programmable byte pattern, pseudo-random pattern or old data. Conditioning automatically occurs on underruns.
? In Cell Transmit direction, provides per-VC configuration of time slots allocated, CAS signaling support, partial cell size, data and signaling conditioning, ATM Cell header definition. Generates AAL1 sequence numbers, pointers and SRTS values in accordance with ITU-T I.363.1. Multicast connections are supported.
? In Cell Transmit direction provides counters for:
? Conditioned cells transmitted for each queue
? Cells which were suppressed for each queue
? Total number of cells transmitted for each queue
? In Cell Receive direction, provides per-VC configuration of time slots allocated, CAS signaling support, partial cell size, sequence number processing options, cell delay variation tolerance buffer depth, maximum buffer depth. Processes AAL1 headers in accordance with ITU-T I.363.1.
APPLICATIONS
? Multi-service ATM Switch
? ATM Access Concentrator
? Digital Cross Connect
? Computer Telephony Chassis with ATM infrastructure
? Wireless Local Loop Back Haul
? ATM Passive Optical Network Equipment
PM73123-PI產(chǎn)品屬性
- 類型
描述
- 型號
PM73123-PI
- 制造商
PMC
- 制造商全稱
PMC
- 功能描述
8 LINK CES/DBCES AAL1 SAR
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
PMC |
24+ |
BGA |
6868 |
原裝現(xiàn)貨,可開13%稅票 |
|||
PMC |
23+ |
BGA |
1001 |
全新原裝現(xiàn)貨 |
|||
PMC |
1815+ |
BGA |
6528 |
只做原裝正品現(xiàn)貨!或訂貨,假一賠十! |
|||
PMC |
23+ |
PBGA-32 |
8650 |
受權(quán)代理!全新原裝現(xiàn)貨特價熱賣! |
|||
PMC |
23+ |
BGAQFP |
8659 |
原裝公司現(xiàn)貨!原裝正品價格優(yōu)勢. |
|||
PMC |
25+23+ |
BGA |
27417 |
絕對原裝正品全新進(jìn)口深圳現(xiàn)貨 |
|||
PMC |
18+ |
BGA |
85600 |
保證進(jìn)口原裝可開17%增值稅發(fā)票 |
|||
PMC |
2447 |
SMD |
100500 |
一級代理專營品牌!原裝正品,優(yōu)勢現(xiàn)貨,長期排單到貨 |
|||
PMC |
1923+ |
PBGA-324 |
6900 |
只做進(jìn)口原裝品質(zhì)決定一切價格優(yōu)惠 |
|||
PMC |
2138+ |
BGA |
8960 |
專營BGA,QFP原裝現(xiàn)貨,假一賠十 |
PM73123-PI 資料下載更多...
PM73123-PI 芯片相關(guān)型號
Datasheet數(shù)據(jù)表PDF頁碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
PMC-Sierra, Inc
PMC-Sierra, Inc. 是一家專注于網(wǎng)絡(luò)和存儲半導(dǎo)體解決方案的公司,成立于1986年,總部位于美國加利福尼亞州。該公司致力于為數(shù)據(jù)中心、企業(yè)網(wǎng)絡(luò)和電信市場提供高性能的集成電路和相關(guān)技術(shù)。PMC-Sierra 的產(chǎn)品線包括網(wǎng)絡(luò)處理器、存儲控制器和光纖通道解決方案,廣泛應(yīng)用于服務(wù)器、路由器和交換機(jī)等設(shè)備中。憑借其在技術(shù)創(chuàng)新和設(shè)計方面的領(lǐng)先地位,PMC-Sierra 致力于幫助客戶提高數(shù)據(jù)傳輸速度和系統(tǒng)性能。2016年,公司被 Broadcom Inc. 收購,進(jìn)一步增強(qiáng)了其在半導(dǎo)體行業(yè)的競爭力。