精品国产99久久久久久www_亚洲精彩视频在线观看的_性欧美婬妇ⅹxxx视频_里番肉工口全彩老师_a天堂最新在线观看_精品国产在天天在线观看_免费看那种视频_樱桃电视剧全集播放_成人性视频免费看的鲁片_中国伦理影院

Description

The ICS673-01 is a low cost, high performance Phase

Locked Loop (PLL) designed for clock synthesis and

synchronization. Included on the chip are the phase

detector, charge pump, Voltage Controlled Oscillator

(VCO), and two output buffers. One output buffer is a

divide by two of the other. Through the use of external

reference and VCO dividers (the ICS674-01), the user

can customize the clock to lock to a wide variety of

input frequencies.

The ICS673-01 also has an output enable function that

puts both outputs into a high-impedance state. The

chip also has a power down feature which turns off the

entire device.

For applications that require low jitter or jitter

attenuation, see the MK2069. For a smaller package,

see the ICS663

Features

? Packaged in 16 pin SOIC (Pb-free, ROHS compliant)

? Access to VCO input and feedback paths of PLL

? VCO operating range up to 120 MHz (5V)

? Able to lock MHz range outputs to kHz range inputs

through the use of external dividers

? Output Enable tri-states outputs

? Low skew output clocks

? Power Down turns off chip

? VCO predivide to feedback divider of 1 or 4

? 25 mA output drive capability at TTL levels

? Advanced, low power, sub-micron CMOS process

? Single supply +3.3 V or +5 V ±10 operating voltage

? Industrial temperature range available

? Forms a complete PLL, using the ICS674-01

? For better jitter performance, please use the MK1575