精品国产99久久久久久www_亚洲精彩视频在线观看的_性欧美婬妇ⅹxxx视频_里番肉工口全彩老师_a天堂最新在线观看_精品国产在天天在线观看_免费看那种视频_樱桃电视剧全集播放_成人性视频免费看的鲁片_中国伦理影院

Description

The ICS601-02 is a low cost, low phase noise, high performance clock synthesizer for any application that requires low phase noise and low jitter. The ICS601 is ICS’ lowest phase noise multiplier. Using ICS’ patented analog and digital Phase Locked Loop (PLL) techniques, the chip accepts a 10-27 MHz crystal or clock input, and produces output clocks up to 170 MHz at 3.3 V. A separate supply pin is provided so that the output can be 2.5 V.

Features

? Packaged in 16 pin SOIC (Pb free)

? Uses fundamental 10 - 27 MHz crystal, or clock

? Patented PLL with the lowest phase noise

? Output clocks up to 170 MHz at 3.3 V

? Low phase noise: -132 dBc/Hz at 10 kHz

? Output Enable function tri states outputs

? Low jitter - 18 ps one sigma

? Full swing CMOS outputs with 25 mA drive capability at TTL levels

? Advanced, low power, sub-micron CMOS process

? Industrial temperature

? 3.3 V or 5 V core VDD. Output clock can operate down to 2.5 V